OpenCL Clock Speed and other stuff

Hi everyone.

I am writing a code in OpenCL for a Stratix V FPGA and the return value for the CL_DEVICE_MAX_CLOCK_FREQUENCY is 1Ghz.
Is there any way to increase the clock speed? Also is this value the actual clock value used to run the kernel in the FPGA?

Thanks