Hi, I am currently working on an Avalon memory master that requires the readdatavalid signal to properly function. I set up the signal in QSYS but when I observed the Signaltap output for a memory read, I noticed that the readvalidsignal is always 0. Is there any reasons that can cause this? I can provide a screenshot of the signaltap output if requested.
↧