What is the best HDL language for the future: VHDL, Verilog or System Verilog?

Hello, which language is the best to learn for the future of FPGA design Verilog, VHDL or System Verilog? Or, is there something else that will replace the current languages?

thanks,
joe