The arithmatic blocks found in the Altera IP suite e.g the LPM airthmatic blocks, have an option for pipelining and achieving latency for a specific number of clk cycles.
What is the main purpose of this? Does it always help achieve a higher clock frequency?
What is the main purpose of this? Does it always help achieve a higher clock frequency?