Quantcast
Channel: Altera Forums
Viewing all articles
Browse latest Browse all 19390

Cyclone V GX evaluation kit question

$
0
0
Hi,
I want to use the Cyclone V GX PCIe evaluation kit (http://www.altera.com/products/devki...lone-v-gx.html). I need to design a daughter board that will connect to the FPGA via the HSMC connector and I need as much GPIOs as possible. Note that the daughter card will use 3.3V logic hence I will use a voltage translator IC to work with the evaluation board (that uses 2.5V logic).
My question is about the connector - according to the reference manual pins H14 and J14 (pins 33, 34 of the J1 HSMC connector) are Management serial data/clock. What does it mean? Can I use them as GPIOs?
Can I use J19 (dedicated CMOS clock out) as a GPIO?

Thank you

Viewing all articles
Browse latest Browse all 19390

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>