Qsys Keep generating Verilog files when I want VHDL

How do I get QSYS to stop generating Verilog and start generating VHDL code for my system module. Under the Generation tab I keep selecting VHDL but Somehow it keeps spitting out verilog. Grr..

Thanks