QSys from Quartus v13.0 on my PC does not pass any component parameters to the generated master Verilog file. Like if you instantiate a video sync generator component, you will not see any of its parameters passed to the Verilog source file. Could anyone confirm?
↧