Quantcast
Channel: Altera Forums
Viewing all articles
Browse latest Browse all 19390

Decrease configuration time

$
0
0
Hi all, I have a Cyclone III LS set for Standard AS configuration (MSEL[3:0] = 0010) using an EPCS64 to store the config file.

I'd rather not make a PCB change, so the MSEL pins will probably have to stay as they are.

I'm looking to make the FPGA configuration time as short as I possibly can.

I enabled "Generate compressed bitstreams" in Device and Pin Options. I also turned on compression when converting the .sof to a .jic.

Is there anything else I can do to minimize the time?


Thanks!

Viewing all articles
Browse latest Browse all 19390

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>