Clock pins for Stratix IV E FPGA

Hello,

I am supposedly failing to figure out the correct clock pins for the Stratix IV FPGA. I want to drive a PLL with a 100MHz clock but from what I get from the reference manual, the clocks aren't performing as expected. Is there any special configuration that should be done or am I missing something?

Please help.