Hello,
In my design I instantiate a Native PHY on a Stratix V, configured with direct PMA access (10 bit serialization factor) using an external PLL. The design works, though an odd thing occurs, in that the reference clock appears to be 'doubled' by the time it reaches the serialiser in the PMA. That is, if my external PLL runs at 100MHz, the high speed serial clock runs at 2GHz.
If I set the transmit PMA clock divider to 2, the design operates correctly, but I am curious why.
Is the PMA input double data rate for example? Where is the clock being doubled?
SJ
In my design I instantiate a Native PHY on a Stratix V, configured with direct PMA access (10 bit serialization factor) using an external PLL. The design works, though an odd thing occurs, in that the reference clock appears to be 'doubled' by the time it reaches the serialiser in the PMA. That is, if my external PLL runs at 100MHz, the high speed serial clock runs at 2GHz.
If I set the transmit PMA clock divider to 2, the design operates correctly, but I am curious why.
Is the PMA input double data rate for example? Where is the clock being doubled?
SJ