state of FPGA pins before bitmap takes effect

Hi All,

There is a short interval between the time I powered up my FPGA board and the time my bitmap takes effect.

Is there a way to define/ control the logic high/low state of FPGA output pins in this time interval? I mean, to define/ control from FPGA chip itself, not from other components on the board.

Thanks.