Quantcast
Channel: Altera Forums
Viewing all articles
Browse latest Browse all 19390

How to connect on-chip FIFO in QSYS?

$
0
0
Hi all,

I believe that my problem is very simple, but i'm new in QSYS and can't prepare a working design for FIFO.
I have DB4CGX15 development board and building PCIe design.
On current step i'm trying to move data from I/O port to PC through PCIe.
PCIe core is working perfect, DMA and onchip memory are also working good.
Now i'm trying to connect onchip FIFO to my design but it doesn't work. I'm tried to connect dual-clock FIFO (there is problem with rdreset_n signal, bug?).
So, now it's a simple FIFO with the same in/out clock and he doesn't store my data, when i send him data, i get 0x00 back.
What is wrong? Can someone help with right connection, please?

Thanks for help!

Capture.jpgCapture1.jpg
Attached Images

Viewing all articles
Browse latest Browse all 19390

Trending Articles