Verilog code for bram

Hi,

I need to implement multi-port memories for stratix series for my thesis work. If anybody could suggest/give sample verilog codes to implement bram it will be of great help to me. I am having trouble to start off without the building block. :(

Thanks.