Hi, I'm being a total noob here and a dunce but I'll ask anyway. :) How come the vhdl code attached does not simulate properly. The syntax is correct and it compiles but the signal does not output on simulation. Please help and keep the roasting to a minimum. Thanks.
↧